




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<b>(51) International Patent Classification <sup>6</sup>:</b> <b>G01D 5/24</b>	<b>A1</b>	<b>(11) International Publication Number:</b> <b>WO 99/34171</b> <b>(43) International Publication Date:</b> 8 July 1999 (08.07.99)
<b>(21) International Application Number:</b> PCT/GB98/03910 <b>(22) International Filing Date:</b> 24 December 1998 (24.12.98) <b>(30) Priority Data:</b> 9727356.9 24 December 1997 (24.12.97) GB <b>(71) Applicant (for all designated States except US):</b> ABSOLUTE SENSORS LIMITED [GB/GB]; Harston Mill, Harston, Cambridgeshire CB2 5NH (GB). <b>(72) Inventors; and</b> <b>(75) Inventors/Applicants (for US only):</b> ELY, David, Thomas, Eliot [GB/GB]; Harston Mill, Harston, Cambridgeshire CB2 5NH (GB). DAMES, Andrew, Nicholas [-/GB]; 74 De Freville Avenue, Cambridgeshire CB4 1HU (GB). <b>(74) Agents:</b> BERESFORD, Keith, Denis, Lewis et al.; Beresford & Co., 2-5 Warwick Court, High Holborn, London WC1R 5DJ (GB).		<b>(81) Designated States:</b> AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).  <b>Published</b> <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>

**(54) Title:** SIGNAL PROCESSING APPARATUS AND METHOD**(57) Abstract**

Processing circuitry is provided for processing signals received from, for example, sense coils forming part of a position encoder used to encode the relative positions of two relatively moveable members. The position encoder is such that each of the plurality of signals from the sense coils varies sinusoidally with the relative position of the members but out of phase with respect to each other. The processing circuitry comprises mixers for multiplying each of the received signals with one of a corresponding plurality of periodic time varying signals, each having the same predetermined period and a different predetermined phase, and an adder for adding the signals from the mixers. The phase of the mixing signals are chosen so that the output signals from the adder contains a single periodic component having the predetermined period whose phase varies with the relative position of the two members. Preferably, a reference channel is provided in order to allow for compensation of common phase errors in both channels. The period time varying signals multiplied with each of the signals from the position encoder preferably comprise a two or three level square wave signal having a number of transitions designed to reduce the low order harmonic content of the mixing signals.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

SIGNAL PROCESSING APPARATUS AND METHOD

The present invention relates to an apparatus and method  
5 for processing signals. The present invention may be  
used, for example, to determine the position of two  
relatively movable members from signals received from a  
position encoder used to determine their relative  
positions, wherein the positional information is encoded  
10 within the amplitude of a number of carrier signals  
output from the position encoder.

Many types of non-contact linear and rotary position  
encoders have been proposed for generating signals  
15 indicative of the position of two relatively movable  
members. Typically, one of the members carries one or  
more sense coils and the other carries one or more  
magnetic field generators. The magnetic field generators  
and the sense coils are arranged such that the amount of  
20 magnetic coupling between the magnetic field generators  
and the sense coils varies as a function of the relative  
position of the two members.

In some of these non-contact position encoders, the sense  
25 windings and the magnetic field generators are designed  
to try and make the output signal vary linearly with the  
relative position between the two members, since this  
reduces complexity of the signal processing required to  
determine the positional information. However, it is  
30 difficult to design a system which is exactly linear and  
they are usually relatively sensitive to variations in  
the gap between the sense coils and the magnetic field  
generators. The applicant's earlier International Patent  
Application WO95/31696 discloses several examples of  
35 similar non-contact position encoders in which the output

signal from each sense coil varies sinusoidally as a function of the relative position of the two movable members. However, in order to derive the positional information, complex processing of the received signals is required. In particular, where two phase-quadrature sense coils are used, the signal from each is demodulated and a ratiometric arc-tangent calculated in order to obtain the positional information. Although the ratiometric arc-tangent calculation reduces the system's sensitivity to variations in the gap between the two relatively movable members, it requires complex processing calculations which are usually performed by a microprocessor under software control. Further, the above-mentioned arc-tangent calculation has to be performed each time a position measurement is required in order to generate an output signal. This prevents instant and continuous monitoring of position.

An aim of the present invention is to provide an alternative method and apparatus for processing signals which vary sinusoidally with the relative position between the two relatively movable members.

According to one aspect the present invention provides processing circuitry for processing signals received from a position encoder used to determine the relative position between two relatively movable members in which the received signals are combined with an intermediate frequency signal having a phase which depends upon the phase of the received signal.

According to another aspect, the present invention provides an apparatus and method for processing a plurality of signals which vary sinusoidally with the value of a variable and out of phase with respect to each

other, the apparatus comprising: means for multiplying each of the signals with a respective one of a corresponding plurality of periodic time varying signals, each having the same period and a different phase and combining the signals from the multiplying means to provide an output signal; wherein (1) the phases of said periodic time varying signals are determined so that the output signal from the combining means comprises a single periodic component having said predetermined period whose phase varies with the value of said variable; and (2) each of the periodic time varying signals comprises a signal having a discrete number of levels and a number of transitions between the levels within each period which are arranged within the period so as to reduce the energy content in at least the third harmonic component of the digital signal. By multiplying the input signals in this way, the requirement imposed on the remaining components of the processing circuitry can be relaxed. In particular, low pass filters to remove the higher order harmonics do not have to have a sharp cut off response and hence can be made using simpler filter technology.

According to another aspect, the present invention provides an apparatus and method for processing a plurality of input signals which vary sinusoidally with the value of a variable and out of phase with respect to each other, the apparatus comprising means for multiplying each of the input signals with a respective one of a corresponding plurality of periodic time varying signals each having the same period and different phase; means for combining the signals from the multiplying means to provide an output signal; wherein the predetermined phase of the periodic signals are determined so that the output signal from the combining

means contains a single periodic component having the predetermined period whose phase varies with the value of said variable; a comparator for comparing said output signal with a reference voltage to generate a square wave signal which varies with the value of said variable; a  
5 first circuit responsive to the leading edge of the square wave signal output by the comparator to generate a first signal having a value which varies with the phase of the output signal from the combining means and hence  
10 with the value of the variable; a second circuit responsive to the trailing edge of the square wave signal to generate a second signal which varies with the phase of the output signal from the first combining means and hence with the value of the variable over one period of  
15 the sinusoidal variation; and second means for combining the first and second output signal values from the first and second circuits to provide a combined output signal having a value which varies with the value of the variable. By providing different circuits which are  
20 responsive to the different edges of the square wave signal output by the comparator and by combining the signals from these circuits, errors caused by an offset voltage in the comparator can be reduced.

25 According to a further aspect, the present invention provides an apparatus and method for processing a plurality of signals each of which vary sinusoidally with the value of a variable and out of phase with respect to each other, the apparatus comprising: means for  
30 multiplying each of the signals with a respective one of a corresponding plurality of periodic time varying signals, each having the same predetermined period and a different predetermined phase; first means for combining the signals from the multiplying means to  
35 provide an output signal; wherein said predetermined

phases of said periodic time varying signals are determined so that the output signal from the first combining means contains a single periodic component having the predetermined period whose phase varies with the variable; first processing circuitry for processing the output signal from the first combining means to generate an output signal having a value which varies with the phase of the output signal from the combining means and hence with the value of the variable; second processing circuitry for processing a periodic time varying signal having said predetermined period to generate an output signal having a value which varies with the phase of the periodic time varying signal which is processed; and second combining means for combining the output signal from the first and second processing circuitry to provide a combined output signal having a value which varies with the value of the variable. By providing first and second processing circuitry and combining the output from the circuitry in this way, common phase errors in both processing circuitry can be removed.

The processing circuitry can be used to process the signals from a position encoder having a number of spaced sense coils. In this case, the sense coils are preferably evenly spaced over the measurement path and the predetermined phases of the periodically varying signals are made equal in magnitude to the phase of the signals from the corresponding sensing circuit, since these can be easily calculated in advance.

Exemplary embodiments of the invention will now be described with reference to the accompanying drawings, in which:

Figure 1 schematically illustrates a rotating shaft having a position encoder mounted relative thereto, for encoding the position of the rotatable shaft;

- 5 Figure 2 is a schematic view of two sense coils formed on a printed circuit board which forms part of the position encoder shown in Figure 1;

10 Figure 3 illustrates the form of an electrically resonant circuit forming part of the position encoder shown in Figure 1;

15 Figure 4 illustrates the way in which the peak amplitude of the signal induced in each sense coil varies with the angular position of the rotatable shaft;

Figure 5a is a schematic representation of excitation and processing circuitry for determining the angular position of the rotatable shaft;

20

Figure 5b is a plot illustrating the way in which an output from the processing circuitry shown in Figure 5a varies with the angular position of the rotatable shaft shown in Figure 1;

25

Figure 6a is a circuit diagram illustrating in more detail the form of an excitation driver which forms part of the excitation and processing circuitry shown in Figure 5a;

30

Figure 6b is a timing diagram illustrating the form of a first drive signal applied to the excitation drive circuit shown in Figure 6a;

35

Figure 6c is a timing diagram illustrating the form of



a second drive signal applied to the excitation drive circuit shown at Figure 6a;

5 Figure 7 is a timing diagram illustrating the form of a first component of three mixing signals which are applied to a respective one of three separate mixing circuits forming part of the processing circuitry shown in Figure 5a;

10 Figure 8a is a timing diagram illustrating the form of a second component of the mixing signal applied to a first one of the three mixing circuits shown in Figure 5a;

15 Figure 8b is a timing diagram illustrating the form of a second component of the mixing signal applied to a second one of the three mixer circuits shown in Figure 5a;

20 Figure 8c is a timing diagram illustrating the form of a second component of the mixing signal applied to the third mixing circuit shown in Figure 5a;

25 Figure 9a is a timing diagram illustrating the form of a signal induced in one of the sense coils shown in Figure 2, for a first angular position of the rotatable shaft;

30 Figure 9b is a timing diagram illustrating the form of a signal induced in the other sense coil shown in Figure 2, for the first angular position of the rotatable shaft;

35 Figure 10a is a timing diagram illustrating the form of the output signal from a first one of the mixing circuits shown in Figure 5a, when the signal shown in Figure 9a

is multiplied with the signals shown in Figures 7 and 8a;

Figure 10b is a timing diagram illustrating the form of the output signal from a second one of the mixing circuits shown in Figure 5, when the signal shown in Figure 9b is multiplied with the signals shown in Figures 7 and 8b;

Figure 10c is a timing diagram illustrating the form of the output signal from the third mixing circuit shown in Figure 5a, when the signal shown in Figure 9b is multiplied with the signals shown in Figures 7 and 8c;

Figure 11a is a timing diagram illustrating the form of the signal output by a first adder forming part of the processing circuitry shown in Figure 5a, when the signals shown in Figures 10a and 10b are input to the adder;

Figure 11b is a timing diagram illustrating the form of the signal output from a second adder forming part of the processing circuitry shown in Figure 5a, when the signals shown in Figures 10a and 10c are input to the adder;

Figure 12a is a timing diagram illustrating the form of a filtered signal obtained by low pass filtering the signal shown in Figure 11a;

Figure 12b is a timing diagram illustrating the form of a filtered signal obtained by low pass filtering the signal shown in Figure 11b;

Figure 13a is a timing diagram illustrating the form of an output signal from a first comparator forming part of the processing circuitry shown in Figure 5a obtained by comparing the signal shown in Figure 12a with ground;

Figure 13b is a timing diagram illustrating the form of an output signal from a second comparator forming part of the processing circuitry shown in Figure 5 obtained by comparing the signal shown in Figure 12b with ground;

5

Figure 14a is a timing diagram illustrating the form of a first reference signal generated by a digital waveform generator forming part of the processing circuitry shown in Figure 5a;

10

Figure 14b is a timing diagram illustrating the form of a second reference signal generated by the digital waveform generator shown in Figure 5a;

15 Figure 15a is a timing diagram illustrating the form of an output signal from a first latch forming part of the processing circuitry shown in Figure 5a, when the signal shown in Figure 13a is applied to a set input of the latch and the reference signal shown in Figure 14a is applied to the reset input of the latch;

20

Figure 15b is a timing diagram illustrating the form of an output signal from a second latch forming part of the processing circuitry shown in Figure 5a, when the signal shown in Figure 13a is applied to a set input of the latch and the reference signal shown in Figure 14b is applied to the reset input of the latch;

25

Figure 15c is a timing diagram illustrating the form of an output signal from a third latch forming part of the processing circuitry shown in Figure 5a, when the signal shown in Figure 13b is applied to a set input of the latch and the reference signal shown in Figure 14b is applied to the reset input of the latch;

30

35

Figure 15d is a timing diagram illustrating the form of an output signal from a fourth latch forming part of the processing circuitry shown in Figure 5, when the signal shown in Figure 13b is applied to a set input of the latch and the reference signal shown in Figure 14a is applied to the reset input of the latch;

Figure 16 is a plot of the output voltage obtained by combining the signals shown in Figures 15a to 15d and filtering the combined signal;

Figure 17a is a timing diagram illustrating the form of a signal induced in one of the sense coils shown in Figure 2, for a second angular position of the rotatable shaft;

Figure 17b is a timing diagram illustrating the form of a signal induced in the other sense coil shown in Figure 2, for the second angular position of the rotatable shaft;

Figure 18a is a timing diagram illustrating the form of the output signal from a first one of the mixing circuits shown in Figure 5a, when the signal shown in Figure 17a is multiplied with the signals shown in Figures 7 and 8a;

Figure 18b is a timing diagram illustrating the form of the output signal from a second one of the mixing circuits shown in Figure 5a, when the signal shown in Figure 17b is multiplied with the signals shown in Figures 7 and 8b;

Figure 18c is a timing diagram illustrating the form of the output signal from the third mixing circuit shown in Figure 5a, when the signal shown in Figure 17b is

multiplied with the signals shown in Figures 7 and 8c;

Figure 19a is a timing diagram illustrating the form of the signal output by the first adder shown in Figure 5a, when the signals shown in Figures 18a and 18b are input to the adder;

Figure 19b is a timing diagram illustrating the form of the signal output from the second adder shown in Figure 5a, when the signals shown in Figures 18a and 18c are input to the adder;

Figure 20a is a timing diagram illustrating the form of a filtered signal obtained by low pass filtering the signal shown in Figure 19a;

Figure 20b is a timing diagram illustrating the form of a filtered signal obtained by low pass filtering the signal shown in Figure 19b;

Figure 21a is a timing diagram illustrating the form of the output signal from the first comparator shown in Figure 5a obtained by comparing the signal shown in Figure 20a with ground;

Figure 21b is a timing diagram illustrating the form of the output signal from the second comparator shown in Figure 5a obtained by comparing the signal shown in Figure 20b with ground;

Figure 22a is a timing diagram illustrating the form of the reference signal shown in Figure 14a;

Figure 22b is a timing diagram illustrating the form of the second reference signal shown in Figure 14b;

Figure 23a is a timing diagram illustrating the form of an output signal from the first latch shown in Figure 5a, when the signal shown in Figure 21a is applied to a set input of the latch and the reference signal shown in Figure 22a is applied to the reset input of the latch;

Figure 23b is a timing diagram illustrating the form of an output signal from the second latch shown in Figure 5a, when the signal shown in Figure 21a is applied to a set input of the latch and the reference signal shown in Figure 22b is applied to the reset input of the latch;

Figure 23c is a timing diagram illustrating the form of an output signal from the third latch shown in Figure 5a, when the signal shown in Figure 21b is applied to a set input of the latch and the reference signal shown in Figure 22b is applied to the reset input of the latch;

Figure 23d is a timing diagram illustrating the form of an output signal from the fourth latch shown in Figure 5a, when the signal shown in Figure 21b is applied to a set input of the latch and the reference signal shown in Figure 22a is applied to the reset input of the latch;

Figure 24 is a plot of the output voltage obtained by combining the signals shown in Figures 23a to 23d and filtering the combined signal;

Figure 25a is a timing diagram illustrating the form of a signal induced in one of the sense coils shown in Figure 2, for a third angular position of the rotatable shaft;

Figure 25b is a timing diagram illustrating the form of a signal induced in the other sense coil shown in Figure

2, for the third angular position of the rotatable shaft;

Figure 26a is a timing diagram illustrating the form of the output signal from the first mixing circuit shown in Figure 5a, when the signal shown in Figure 25a is multiplied with the signals shown in Figures 7 and 8a;

Figure 26b is a timing diagram illustrating the form of the output signal from the second mixing circuit shown in Figure 5a, when the signal shown in Figure 25b is multiplied with the signals shown in Figures 7 and 8b;

Figure 26c is a timing diagram illustrating the form of the output signal from the third mixing circuit shown in Figure 5a, when the signal shown in Figure 25b is multiplied with the signals shown in Figures 7 and 8c;

Figure 27a is a timing diagram illustrating the form of the signal output by the first adder shown in Figure 5a, when the signals shown in Figures 26a and 26b are input to the adder;

Figure 27b is a timing diagram illustrating the form of the signal output from the second adder shown in Figure 5a, when the signals shown in Figures 26a and 26c are input to the adder;

Figure 28a is a timing diagram illustrating the form of a filtered signal obtained by low pass filtering the signal shown in Figure 27a;

Figure 28b is a timing diagram illustrating the form of a filtered signal obtained by low pass filtering the signal shown in Figure 27b;

Figure 29a is a timing diagram illustrating the form of an output signal from the first comparator shown in Figure 5a obtained by comparing the signal shown in Figure 28a with ground;

5

Figure 29b is a timing diagram illustrating the form of an output signal from the second comparator shown in Figure 5a obtained by comparing the signal shown in Figure 28b with ground;

10

Figure 30a is a timing diagram illustrating the form of the first reference signal shown in Figure 14a;

15

Figure 30b is a timing diagram illustrating the form of the second reference signal shown in Figure 14b;

20

Figure 31a is a timing diagram illustrating the form of an output signal from the first latch shown in Figure 5a, when the signal shown in Figure 29a is applied to a set input of the latch and the reference signal shown in Figure 30a is applied to the reset input of the latch;

25

Figure 31b is a timing diagram illustrating the form of an output signal from the second latch shown in Figure 5a, when the signal shown in Figure 29a is applied to a set input of the latch and the reference signal shown in Figure 30b is applied to the reset input of the latch;

30

Figure 31c is a timing diagram illustrating the form of an output signal from the third latch shown in Figure 5a, when the signal shown in Figure 29b is applied to a set input of the latch and the reference signal shown in Figure 30b is applied to the reset input of the latch;

35

Figure 31d is a timing diagram illustrating the form of



an output signal from the fourth latch shown in Figure 5a, when the signal shown in Figure 29b is applied to a set input of the latch and the reference signal shown in Figure 30a is applied to the reset input of the latch;

5

Figure 32 is a plot of the output voltage obtained by combining the signals shown in Figures 31a to 31d and filtering the combined signal;

10 Figure 33a is a timing diagram illustrating the effect of an offset voltage in the comparator used to convert the signal shown in Figure 28a into a corresponding square wave signal;

15 Figure 33b is a timing diagram illustrating the form of the filtered signal obtained by low pass filtering the signal shown in Figure 27b;

20 Figure 34a is a timing diagram illustrating the form of an output signal from the first comparator having an offset voltage, obtained by comparing the signals shown in Figure 33a with the offset voltage;

25 Figure 35a is a timing diagram illustrating the form of the first reference signal shown in Figure 14a;

Figure 35b is a timing diagram illustrating the second reference signal shown in Figure 14b;

30 Figure 36a is a timing diagram illustrating the form of an output signal from the first latch shown in Figure 5a, when the signal shown in Figure 34a is applied to the set input of the latch and the reference signal shown in Figure 35a is applied to the reset input of the latch;

35

Figure 36b is a timing diagram illustrating the form of the output signal from the second latch shown in Figure 5a, when the signal shown in Figure 34a is input to the set input of the latch and the reference signal shown in Figure 35b is applied to the reset input of the latch;

Figure 36c is a timing diagram illustrating the form of the output signal from the third latch shown in Figure 5, when the signal shown in Figure 34b is applied to the set input of the latch and the reference signal shown in Figure 35b is applied to the reset input of the latch;

Figure 36d is a timing diagram illustrating the form of the output signal from the fourth latch shown in Figure 5a, when the signal shown in Figure 34b is applied to the set input of the latch and the reference signal shown in Figure 35a is applied to the reset input of the latch;

Figure 37 is a schematic representation of an alternative form of excitation and processing circuitry which can be used for determining the angular position of the rotatable shaft shown in Figure 1;

Figure 38 is a schematic block diagram showing the form of a digital wave form generator forming part of the excitation and processing circuitry shown in Figure 37;

Figure 39 is a schematic circuit diagram showing the form of processing elements within the processing circuitry shown in Figure 37;

Figure 40 is a timing diagram illustrating the form of an intermediate frequency signal which is mixed with the signal from one of the sense coils shown in Figure 2;

Figure 41 is a timing diagram illustrating the form of a second intermediate frequency signal which is mixed with the signal from the second sense coil shown in Figure 2;

5

Figure 42 is a timing diagram which illustrates the form of a mixing signal which is mixed with the signals from both sense coils shown in Figure 2;

10 Figure 43 is a timing diagram illustrating the form of a first control signal used to control the switching of a switch shown in Figure 39;

15 Figure 44 is a timing diagram illustrating the form of a second control signal used to control the switching of a second switch shown in Figure 39;

20 Figure 45 is a timing diagram illustrating the form of a third control signal used to control the switching of a third switch shown in Figure 39;

25 Figure 46 is a timing diagram illustrating the form of a fourth control signal used to control the switching of a fourth switch shown in Figure 39;

Figure 47 is a circuit diagram detailing latch circuits, an adder circuit, and a potential divider circuit forming part of the processing circuitry shown in Figure 37;

30 Figure 48 is a circuit diagram showing in more detail the form of a low pass filter forming part of the processing circuitry shown in Figure 37;

35 Figure 49 is a schematic representation of excitation and processing circuitry used for determining the relative

position of two relatively moveable members from a position encoder which employs three sense coils;

5 Figure 50a is a schematic representation of excitation and processing circuitry for determining the relative position of two relatively moveable members from a position encoder which employs four sense coils;

10 Figure 50b is a schematic diagram of a fault detection circuit which can detect a fault in the position encoder from the output signals generated by the processing circuitry shown in Figure 50a;

15 Figure 51 is a timing diagram illustrating the preferred form of a three-level intermediate frequency mixing signal; and

20 Figure 52 is a timing diagram illustrating the preferred form of a two-level intermediate frequency mixing signal.

Figure 1 schematically shows a shaft 1 which is rotatable about its axis as represented by the arrow 7 and which passes through a bearing 3 provided in a support wall 5. A first printed circuit board 9 carrying a magnetic field generator (not shown) is mounted for rotation (as represented by arrow 13) with the shaft 1 via a bushing 11. A second printed circuit board 15 is fixed to the support wall 5 and has a central hole 16 through which the rotatable shaft 1 passes. The second printed circuit board 15 carries a number of sense coils (not shown) and an excitation coil (not shown). Preferably, the separation between the circuit board 9 and the circuit board 15 is between 0.1 and 4 mm in order to obtain reasonably large signals from the sense coils (not shown).

35

In this embodiment, two periodic sense coils are used which extend circumferentially around the circuit board 15. Each sense coil comprises three periods of windings and the sense coils are circumferentially staggered by 30° in the direction of rotation of the rotatable shaft 1. Figure 2 shows the conductors on the printed circuit board 15 which form these two sense coils 21 and 23. Each sense coil 21, 23 comprises six loops of series connected conductors, connected such that adjacent loops are wound in the opposite sense. This makes the sense coils 21 and 23 relatively immune to background electromagnetic interference. The angle over which one period of each sense coil extends is 120°. The ends of the sense coils 21 and 23 are connected to processing circuitry (not shown) by respective twisted wire pairs (not shown). Figure 2 also shows the conductor which forms the excitation coil 25 and which is connected to excitation circuitry (not shown) by a further twisted wire pair (not shown).

Figure 3 shows the conductor on the printed circuit board 9 which forms the magnetic field generator. In this embodiment, the magnetic field generator comprises an electrically resonant circuit 31 having an inductor coil 33 and a capacitor 35. Other types of magnetic field generator could be used, such as a short circuit coil or a conductive plate.

The principle of operation of the position encoder formed by the sense coils 21 and 23, the excitation coil 25 and the resonant circuit 31 will now be briefly described. A more detailed explanation of the manufacture of and the principle of operation for this position encoder and similar position encoders can be found in the applicant's earlier International Patent Application W095/31696, the

content of which is hereby incorporated by reference.

In operation, an oscillating excitation current is applied to the excitation coil 25 for energising the resonant circuit 31. In response, the resonant circuit 31 generates a magnetic field which induces a respective Electro-Motive Force (EMF) in each of the sense coils 21 and 23, the amplitude of which varies sinusoidally with the relative position between the resonant circuit 31 and the respective sense coil. Preferably, the fundamental frequency of the excitation current applied to the excitation coil 25 corresponds with the resonant frequency of the resonant circuit 31, since this provides the maximum signal output.

15

Figure 4 illustrates the way in which the peak amplitude ( $\hat{E}$ ) of the EMFs generated in the sense coils 21 and 23 vary with the rotation angle ( $\phi$ ) of the resonant circuit 31. As shown, the respective peak amplitudes  $\hat{E}_{21}$  and  $\hat{E}_{23}$  vary sinusoidally and repeat every third of a revolution of the resonant circuit 31 (and hence of the rotatable shaft 1) and are separated by one quarter of a period from each other. Therefore, the angular position of the rotatable shaft 1 can be determined unambiguously through 120° by suitable processing of the induced signals. This position encoder would, therefore, be suitable for determining the angular position of a throttle valve in an engine, which only rotates through 90 degrees.

Figure 5a schematically illustrates excitation and processing circuitry embodying one aspect of the present invention, which is used to excite the excitation coil 25 and to process the signals induced in the sense coils 21 and 23. The excitation circuitry comprises the crystal oscillator 53, the digital waveform generator 51

and the excitation driver 55. In operation, the crystal oscillator generates a clock signal which is applied to the digital waveform generator 51 which uses this clock signal to generate drive signals which are amplified and applied to the excitation winding 25 by the excitation driver 55. As described above, applying an excitation signal to the excitation coil 25 causes the resonant circuit 31 to resonate which in turn induces signals in the sense coils 21 and 23, the peak amplitudes of which depend upon the position of the rotatable shaft 1.

In this embodiment, the signals induced in the sensor coils are combined in two different ways to generate two signals whose phases vary with the positional information. These two signals are then processed in different channels (formed by the low pass filters 73 and 75, the comparators 77 and 79 and the latch circuits 81, 83 and 85, 87) to generate four pulse width modulated signals whose duty ratios vary with the positional information. The pulse width modulated signals are then combined in the adder 89 in such a way as to remove common offsets caused by phase drifts in each of the channels and to remove errors caused by voltage offsets in the comparators. The output from the adder 89 is then passed through a potential divider 91, which allows for the dynamic range of the output signal level and any offset to be set for the particular application, and then a low pass filter 93 which averages the combined signal to generate a DC voltage whose value directly depends upon the angular position of the rotatable shaft 1. As those skilled in the art will appreciate, as the shaft 1 rotates, this output signal automatically increases or decreases, depending upon the direction of rotation, thereby allowing continuous monitoring of the shaft position.

The excitation and processing circuitry shown in Figure 5a will now be described in more detail.

The digital waveform generator 51 receives an oscillating  
5 clock signal (having, in this embodiment, a frequency of 8MHz) from the crystal oscillator 53 and uses this clock signal to generate two square wave drive signals TXA and TXB. These drive signals are input to the excitation driver 55 where they are amplified and applied  
10 differentially across the ends of the excitation coil 25 shown in Figure 2. Figure 6a shows in more detail, the excitation driver 55 employed in the present embodiment. As shown, the excitation driver 55 comprises two amplification circuits 101-1 and 101-2 which are  
15 connected in parallel between the  $V_{CC}$  terminal and ground. Each amplification circuit 101 comprises two low resistance (typically less than 1 ohm) MOSFET switches which are controlled by a respective one of the drive signals TXA and TXB applied to their bases. In this  
20 embodiment, drive signal TXA is applied to the input terminal 103-1 of amplification circuit 101-1 and drive signal TXB is applied to the input terminal 103-2 of amplification circuit 101-2. The signals output by the respective amplification circuits 101, at the output  
25 terminals 105-1 and 105-2 respectively, are applied to the ends of the excitation coil 25. The drive signals TXA and TXB applied to the input terminals 103 of the amplification circuits 101 are shown schematically in Figures 6b and 6c. As shown, the drive signals are  
30 square wave signals which are 180° out of phase with each other. In this embodiment, the frequency of the drive signals is 2MHz.

The voltage applied to the excitation coil 25 causes a  
35 current to flow therein which in-turn generates an



excitation magnetic field in the vicinity of the resonant circuit 31. This excitation magnetic field causes the resonant circuit 31 to resonate and to generate its own magnetic field which induces an EMF in each of the sense coils 21 and 23. As a result of the spatial patterning of the sense coils 21 and 23 and the resonator coil 33 (as shown in Figures 2 and 3), the induced EMF's will vary as the rotatable shaft 1 rotates. In particular the peak amplitude of the EMF induced in each sense coil 21 and 23 will vary sinusoidally with the rotation angle ( $\phi$ ) of the resonant circuit 31 (and hence of the rotatable shaft 1). Therefore, the EMF's induced in the sense coils 21 and 23 will include the following components respectively:

$$EMF_{21} = A_0 \cos[\theta] \cos[2\pi F_0 t]$$

$$EMF_{23} = A_0 \cos[\theta + \frac{\pi}{2}] \cos[2\pi F_0 t] \quad (1)$$

15

where  $F_0$  is the frequency of the excitation signal (which is 2MHz in this embodiment),  $A_0$  is the coupling coefficient between the resonant circuit 31 and the sensor coils 21 and 23 (which depends upon the separation between each of the sensor coils 21, 23 and the resonant circuit 31 among other things) and

20

$$\theta = \frac{2\pi\phi}{\lambda} \quad (2)$$

25

where  $\lambda$  is the repeat angle, ie. the angle over which one period of each sense coil extends (which in this embodiment equals  $120^\circ$ ), and  $\phi$  is the rotation angle of the resonant circuit 31 (and hence of the rotatable shaft 1). There is an additional phase term, in this embodiment  $\pi/2$ , in the amplitude component of  $EMF_{23}$ . This is due to the circumferential offset between the sense

coils 21 and 23 (the signal induced in sense coil 21 acting as the reference phase). These phase terms of the induced signals will be referred to hereinafter as the sense signal phase.

5

The EMFs induced in the sense coils 21 and 23 are input to respective mixers 57 and 59, where they are multiplied with mixing signals 63 and 65 respectively. In this embodiment, each of the mixing signals 63 and 65 is generated by the digital waveform generator 51 and comprises two periodically time varying components. The first component is shown in Figure 7 and is a square wave corresponding to the square wave voltage applied to the excitation coil 25, but having a 90° offset to compensate for a phase change which occurs due to the resonator 31. The second component is a symmetrical oscillating voltage, with a fundamental frequency ( $F_{IF}$ ) less than that of the excitation signal, the phase of which varies depending on which of the mixers 57 and 59 it is applied to. (In particular, the phase of the intermediate signal applied to each mixer depends upon the above mentioned sense signal phase of the input signal with which it will be mixed.) The first component effectively demodulates the amplitude modulated EMF induced in the corresponding sense coil and the second component re-modulates it to an intermediate frequency  $F_{IF}$ . In this embodiment  $F_{IF} = 3.90625$  KHz and is generated by dividing the 8MHz clock signal generated by the crystal oscillator by  $2^{11}$ .

The second component of mixing signal 63 is shown in Figure 8a and the second component of mixing signal 65 is shown in Figure 8b. As shown, the second component of mixing signal 65 lags the second component of mixing signal 63 by 90°. In this way, in this embodiment, the phase of the second component applied to each of the

35

mixers 57 and 59 has the same magnitude as the sense signal phase of the sensed signal with which it will be mixed.

- 5 As those who are familiar with Fourier analysis of signals will appreciate, a periodic symmetrical oscillating signal, such as the signals shown in Figure 8, can be represented by the sum of a fundamental sinusoid and higher order odd harmonics of the
- 10 fundamental frequency. Therefore, the multiplication being performed in the mixers 57 and 59 can be expressed as follows:

$$\begin{aligned}
 & (A_0 \cos[\theta] \cos[2\pi F_0 t]) \times \\
 M_{57} = & (\cos[2\pi F_0 t] + \text{ODD HARMONICS}) \times \\
 & (\cos[2\pi F_{IF} t] + \text{ODD HARMONICS}) \\
 & (A_0 \cos[\theta + \frac{\pi}{2}] \cos[2\pi F_0 t]) \times \\
 M_{59} = & (\cos[2\pi F_0 t] + \text{ODD HARMONICS}) \times \\
 & (\cos[2\pi F_{IF} t + \frac{\pi}{2}] + \text{ODD HARMONICS})
 \end{aligned} \tag{3}$$

- Performing this multiplication and rearranging the terms
- 15 (ignoring the high frequency odd harmonics and the signal at twice the frequency of the excitation signal) results in the following expressions for the outputs  $M_{57}$  and  $M_{59}$  of the mixers 57 and 59:

$$\begin{aligned}
 M_{57} &= \frac{A_0}{4} (\cos[2\pi F_{IF} t + \theta] + \cos[2\pi F_{IF} t - \theta]) \\
 M_{59} &= \frac{A_0}{4} (\cos[2\pi F_{IF} t + \theta + \pi] + \cos[2\pi F_{IF} t - \theta])
 \end{aligned} \tag{4}$$

These signals are then added together in the adder 69 to give:

$$V_{OUT1} = \frac{A_0}{2} (\cos[2\pi F_{IF}t - \theta]) \quad (5)$$

Therefore the output signal from the adder 69 includes  
5 a single sinusoid at the intermediate frequency whose  
phase leads the phase of the reference intermediate  
frequency signal by an amount ( $\theta$ ) which varies in  
dependence on the angular position ( $\phi$ ) of the rotatable  
shaft 1. As those skilled in the art will appreciate,  
10 the other intermediate frequency components cancel due  
to the particular choice of the phase of each of the  
intermediate frequency mixing signals.

As mentioned above, the signals received from the sense  
15 coils 21 and 23 are mixed with different mixing signals  
and combined to generate two signals whose phase varies  
with the positional information.  $V_{OUT1}$  is one of those  
signals. The other signal is obtained by mixing the  
signal induced in sense coil 23 with the mixing signal  
20 67 in mixer 61 and by adding the output from mixer 61  
with the output from mixer 57 in adder 71. Like mixing  
signals 63 and 65, mixing signal 67 also comprises a  
first component corresponding to the drive signal for  
demodulating the received signal and a second component  
25 at the intermediate frequency for remodulating the  
signal. Figure 8c illustrates the form of the second  
component of mixing signal 67 used in this embodiment.  
As shown, the second component of the mixing signal 67  
leads the second component of mixing signal 63 by 90°.  
30 Therefore, the output of the mixer 61 is given by:

$$\begin{aligned}
 & (A_0 \cos[\theta + \frac{\pi}{2}] \cos[2\pi F_0 t]) \times \\
 M_{61} = & (\cos[2\pi F_0 t] + \text{ODD HARMONICS}) \times \\
 & (\cos[2\pi F_{IF} t - \frac{\pi}{2}] + \text{ODD HARMONICS})
 \end{aligned} \tag{6}$$

Performing this multiplication and rearranging the terms (ignoring the high frequency odd harmonics and the signal at twice the frequency of the excitation signal) results in the following expression for the output of the mixer 61:

$$M_{61} = \frac{A_0}{4} (\cos[2\pi F_{IF} t + \theta] + \cos[2\pi F_{IF} t - \theta - \pi]) \tag{7}$$

Adding this signal to the signal output from the mixer 57 in the adder 71 gives:

$$V_{OUT2} = \frac{A_0}{2} (\cos[2\pi F_{IF} t + \theta]) \tag{8}$$

The output signal from adder 71 thus includes a single sinusoid at the intermediate frequency whose phase lags the phase of the reference intermediate frequency signal by an amount ( $\theta$ ) which varies with the angular position ( $\phi$ ) of the rotatable shaft 1. As those skilled in the art will appreciate, the other intermediate frequency components cancel due to the particular choice of the phase of each of the intermediate frequency mixing signals.

Therefore, as can be seen from a comparison of equations 5 and 8, the two signals  $V_{OUT1}$  and  $V_{OUT2}$  are both intermediate frequency signals whose phases vary in opposite directions with the angular position of the

shaft 1.

As mentioned above, the output from each of the adders 69 and 71 will also contain high frequency odd harmonic components of the intermediate frequency. This is because the second components of the mixing signals 63 and 65 are not perfect sine waves because they would be difficult to implement and would be impractical in a simple low-cost circuit. Low pass filters 73 and 75 are therefore needed to filter out these harmonic components from the signals output from adders 69 and 71. In this embodiment, the second signal components shown in Figure 8 have been designed in order to reduce the energy within the lower order harmonics, since this reduces the constraints placed on the operating characteristics of the low pass filters 73 and 75. This is achieved by increasing the number of transitions in the signal in the vicinity where the lower order harmonics would have most effect, ie away from the peaks of the fundamental frequency  $F_{IF}$ .

The sinusoidally varying signals output from the low pass filters 73 and 75 are then converted into corresponding square wave signals by comparing them with ground (zero volts) in the comparators 77 and 79 respectively. The latches 81, 83, 85 and 87 are then used to convert the outputs of the comparators 77 and 79 into pulse-width modulated signals whose duty ratios vary monotonically with the angular position ( $\phi$ ) of the rotatable shaft 1 through  $120^\circ$ . In this embodiment, this is achieved by comparing the output from each comparator 77 and 79 with two reference signals which also repeat at the intermediate frequency  $F_{IF}$ .

More specifically, the output signal from comparator 77

is applied to the set input of latches 81 and 83 and reference signals 82 and 84, which are generated by the waveform generator 51, are input to the reset inputs of the latches 81 and 83. In this embodiment, the set input of latch 81 is sensitive to the trailing edge of the output signal from comparator 77 and the reset input is sensitive to the leading edge of the reference signal 82. Similarly, the set input of latch 83 is sensitive to the leading edge of the output signal from comparator 77 and the reset input is sensitive to the leading edge of the reference signal 84. In this way, the output from latch 81 will be a pulse-width modulated signal whose duty ratio is dependent upon the time delay between the leading edge of the reset signal 82 and the trailing edge of the square wave output by the comparator 77 and the output of latch 83 will be a pulse-width modulated signal whose duty ratio is dependent upon the time delay between the leading edge of the reset signal 84 and the leading edge of the square wave output by the comparator 77. In a similar manner, the output from the comparator 79 is applied to latches 85 and 87, where it is compared with reference signals 86 and 88 generated by the waveform generator 51. As with the latches 81 and 83, latches 85 and 87 are arranged so that latch 85 outputs a pulse-width modulated signal whose duty ratio is dependent upon the time delay between the leading edge of the reference signal 86 and the trailing edge of the square wave output by the comparator 79 and so that the latch 87 outputs a pulse-width modulated signal whose duty ratio is dependent upon the time delay between the leading edge of the reference signal 88 and the leading edge of the square wave output by the comparator 79.

The inverted output ( $\bar{Q}$ ) from the latches 81 and 83 and the non-inverting output ( $Q$ ) from latches 85 and 87 are input to the adder 89 where the four pulse width

modulated signals are added together. In this way, the output from latch 81 is added to the output from latch 83 and this signal is subtracted from the sum of the output from latch 85 and the output from latch 87. As  
5 will be described in more detail below, the adding of these signals in this way removes any common phase offset generated in the two processing channels and removes any errors which may be caused by a voltage offset in one or both of the comparators 77 and/or 79.

10

Correction for errors caused by comparator offset is achieved by passing the output from the comparator into two latches, one which is triggered upon the falling edge of the signal output by the comparator and one which is  
15 triggered by the leading edge of the signal output by the comparator, and by adding the outputs from the two latches together. In this way, if there is an offset in the comparator, then the duty ratio of the signal output by one latch will increase and the duty ratio of the  
20 signal output by the other latch will decrease by a similar amount. Therefore, adding the output signals from the two latches results in a signal having the same average duty ratio. However, this correction will only work if the comparator offset does not cause the leading  
25 or trailing edge to be moved into an adjacent intermediate frequency period. Therefore, errors would arise, in this embodiment at sensor angles of around  $90^\circ$  and  $-30^\circ$ , since at these locations the trailing or leading edges might end up in the wrong IF period.

30

Correcting for common phase offsets in the two channels is achieved by subtracting the signals from each channel. As those skilled in the art will appreciate, subtracting signals from the channels will remove the common offsets  
35 but will not remove the position information since, in



this embodiment, the positional phase variations in the two channels have opposite polarity. Therefore, when the signals from the two channels are subtracted, the position phase variations in each channel add together.

5 However, as those skilled in the art will appreciate, the dual-channel approach of this embodiment will not take into account phase errors which are not common to each channel, but these errors can be minimised by careful matching of the components in each channel.

10

The signal output by the adder 89 is then passed through a potential divider 91 which can be configured for the required output voltage variation and offset. The signal output by the potential divider is then filtered by a low  
15 pass filter 93 to generate an output voltage (A\_OUT) which equals the average value of the signal output by the potential divider 91. In this embodiment, this output signal A\_OUT varies linearly between 0 and 5 volts and repeats every 120° of rotation of the rotatable shaft  
20 1. As shown in Figure 5b, the potential divider 91 is arranged so that when  $\phi$  equals 90°, A\_OUT equals zero volts.

The system described above typically achieves linearity  
25 of better than  $\pm 0.1\%$ , even when measured with varying input signal levels from 800mV r.m.s down to 100mV r.m.s, i.e. a dynamic range of 8:1.

The operation of the above embodiment will now be  
30 illustrated with reference to the signal diagrams shown in Figures 9 to 36, which illustrate the form of some of the signals in the processing circuitry when the rotatable shaft 1 is at three different positions - the first position corresponds to  $\phi = 30^\circ$ ; the second  
35 position corresponds to  $\phi = 45^\circ$ ; and the third position

corresponds to  $\phi = 100^\circ$ . The timing diagrams shown in these Figures have been simplified by reducing the number of excitation pulses per intermediate frequency period to 64 instead of 512. This makes the diagrams simpler to view, since both the intermediate frequency and the excitation frequency signals can be seen together. In the Figures, exactly one intermediate frequency period is illustrated. The waveform sequence is repeated for the next period, and so on. Since the excitation frequency is 2MHz and the intermediate frequency is 3.90625kHz, the actual intermediate frequency period is therefore 256 $\mu$ s.

$\phi = 30^\circ$

Figures 9a and 9b show the form of the signals induced in the sense coils 21 and 23 respectively, when  $\phi = 30^\circ$ . As shown there is no signal induced in sense coil 21 since, as shown in Figure 4, when  $\phi$  corresponds to  $30^\circ$ , the peak amplitude of the signal induced in sense coils 21 is zero. In contrast, there is a signal induced in the sense coil 23 and, as shown in Figure 4, when the rotatable shaft is at an angle of  $30^\circ$ , the signal induced in sense coil 23 has its peak value at this position.

Figure 10a shows the output from the mixer 57. Since there is no signal induced in sense coil 21, the output from mixer 57 is also zero. Figure 10b shows the output from the mixer 59, which is generated by mixing the signal shown in Figure 9b with the drive signal shown in Figure 7 and the intermediate frequency signal shown in Figure 8b. Similarly, Figure 10c shows the output from mixer 61 which is generated by multiplying the signal shown in Figure 9b with the drive signal shown in Figure 7 and the intermediate frequency signal shown in Figure 8c.

As mentioned above, the output from the mixers 57 and 59 are added together in the adder 69. Figure 11a shows the form of the signal output by the adder 69. As shown, this signal is the same as the signal output by the mixer 59 shown in Figure 10b, since there is no output from mixer 57. Similarly, the output from adder 71, as shown in Figure 11b, is the same as the output from mixer 61 shown in Figure 10c. The outputs from the adders 69 and 71 are then filtered by the low pass filters 73 and 75 and the filtered output signals from the low pass filters 73 and 75 are shown in Figures 12a and 12b respectively. In this embodiment, as can be seen from a comparison of the signals shown in Figures 11 and 12, the low pass filters 73 and 75 introduce a phase delay of  $90^\circ$  to the input signals. The filtered signals shown in Figure 12 are then passed through comparators 77 and 79 where they are compared with ground. Figures 13a and 13b show the resulting square wave output from the comparators 77 and 79 respectively.

20

As mentioned above, the square wave signal shown in Figure 13a, which is the output signal from comparator 77, is applied to the set input of latches 81 and 83 and the square wave signal shown in Figure 13b, which is the output signal from comparator 79, is applied to the set input of latches 85 and 87. Figure 14a shows the form of the reference signal 82 applied to the latch 81 and Figure 15a shows the form of the pulse width modulated signal output by the latch 81 from its inverting output ( $\bar{Q}$ ). As shown, the leading edge of the reference signal shown in Figure 14a causes the output from the latch 81 to change from a zero level to a high level, and the falling edge of the comparator output signal shown in Figure 13a causes the output level of  $\bar{Q}$  to be reset back to a low level. Figure 14b shows the form of the

35

reference signal 84 input to the reset input of latch 83. Figure 15b shows the resulting inverted output from latch 83. As shown, upon the leading edge of the reference signal 84, the output from latch 83 changes state from a low level to a high level and only returns to a low level upon the leading edge of the square wave signal output by comparator 77, shown in Figure 13a.

In a similar manner, the square wave signal output by comparator 79, which is shown in Figure 13b, is applied to the set inputs of latches 85 and 87. In this embodiment, the reference signal 86 is the same as reference signal 82, which is shown in Figure 14a, and reference signal 88 is the same as reference signal 84, which is shown in Figure 14b. The output signals from the latches 85 and 87 are therefore shown in Figures 15c and 15d. As shown in Figure 5b, in this embodiment, the potential divider 91 is arranged so that when  $\phi$  is equal to  $30^\circ$ , the DC voltage output by the low pass filter 93 is equal to 2.5 volts, which is shown in Figure 16.

$\phi = 45^\circ$

Figure 17a and 17b show the form of the signals induced in the sense coils 21 and 23 when the rotatable shaft is at an angle corresponding to  $\phi = 45^\circ$ . As shown and as can be confirmed with reference to Figure 4, at  $\phi = 45^\circ$ , the peak amplitudes of the signals induced in the sense coils 21 and 23 have the same value. Therefore, the signals shown in Figure 17a and 17b are the same.

Figure 18a shows the form of the signal output by the mixer 57 when the signal shown in Figure 17a is mixed with the drive signal shown in Figure 7 and the intermediate frequency signal shown in Figure 8a. Similarly, Figure 18b shows the output of the mixer 59

which is formed by mixing the signal shown in Figure 17b with the drive signal shown in Figure 7 and the intermediate frequency signal shown in Figure 8b. Similarly, Figure 18c shows the output signal from the mixer 61 formed by mixing the signal shown in Figure 17b with the drive signal shown in Figure 7 and the intermediate frequency signal shown in Figure 8c. The signals shown in Figures 18a and 18b are then added together in adder 69 to generate the signal shown in Figure 19a and the signals shown in Figures 18a and 18c are added together in adder 71 to generate the signal shown in Figure 19b. These signals are then filtered by the low pass filters 73 and 75 to generate the filtered signals shown in Figures 20a and 20b.

These filtered signals are then converted into the corresponding square wave signals shown in Figure 21a and 21b by passing the filtered signals through the comparators 77 and 79 respectively. Figures 22a and 22b show the form of the two reference signals which control the latches 81, 83, 85 and 87, which are the same as the reference signals shown in Figures 14a and 14b. Figures 23a, 23b, 23c and 23d show the outputs from the respective latches 81, 83, 85 and 87 for the current position of the shaft 1. As shown, by rotating the shaft through  $15^\circ$  from the first position, the duty ratio of the pulse width modulated signals output by the latches has increased. This results in a corresponding increase in the DC voltage output by the low pass filter 93. In this embodiment, at this second position, the output voltage is 3.125 volts, as shown in Figure 24.

$$\phi = 100^\circ$$

Figures 25a and 25b show the signals induced in the sense coils 21 and 23 respectively, when the rotatable shaft

1 is at a position corresponding to  $\phi = 100^\circ$ . As shown in Figure 25, the peak amplitude of the signal induced in sense coil 23 is greater than the peak amplitude of the signal induced in sense coil 21. This can be confirmed by considering the plot shown in Figure 4.

The signal shown in Figure 25a is mixed with the drive signal shown in Figure 7 and the intermediate frequency signal shown in Figure 8a to generate the signal shown in Figure 26a; the signal shown in Figure 25b is mixed with the drive signal shown in Figure 7 and the intermediate frequency signal shown in Figure 8b to generate the signal shown in Figure 26b; and the signal shown in Figure 25b is mixed with the drive signal shown in Figure 7 and the intermediate frequency signal shown in Figure 8c to generate the signal shown in Figure 26c.

The signals shown in Figures 26a and 26b are then added in the adder 69 to generate the signal shown in Figure 27a and the signals shown in Figures 26a and 26c are added in the adder 71 to generate the signal shown in Figure 27b. These signals are then filtered by the low pass filter 73 and 75 to generate the filtered signals shown in Figures 28a and 28b respectively.

These filtered signals are then converted into corresponding square wave signals by comparing them with ground in the comparators 77 and 79. The square wave signals output by the comparators 77 and 79 are then input to the latches 81, 83, 85 and 87 together with the reference signals shown in Figures 30a and 30b, which are the same as those shown in Figures 14a and 14b. As can be seen from the pulse width modulated signals 31a, 31b, 31c and 31d, representing the output from the latches, the duty ratio of these signals is much smaller at this

third position, resulting in a lower DC output level. In this embodiment, at an angular position corresponding to  $\phi = 100^\circ$ , the output voltage is 0.4 volts, as shown in Figure 24.

5

Therefore, as those skilled in the art will appreciate, as the angular position of the rotatable shaft 1 is changed, the output voltage (A\_OUT) linearly varies with the angular position.

10

In order to illustrate the effect of an offset in one of the comparators, a description will now be given with reference to Figures 33 to 36, which illustrate what happens in the event of the comparator 77 having an offset voltage  $V_{os}$ , when the rotatable shaft 1 is in the third angular position described above. In this example, the offset has a value of 30% of the peak sine wave (e.g.  $V_{os} = 3\text{mV}$  when the peak signal out of the filter 73 has a value of  $10\text{mV}$ ). As shown in Figure 33a, the ground of the comparator 77, as represented by line 102 is shifted relative to the true ground represented by the dashed line 104. This results in the leading edge of the square wave signal output by the comparator 77 moving to the left and the trailing edge moving to the right, as compared with the true positions shown in Figure 29a. However, since there is no offset in the comparator 79, the signal shown in Figure 34b, which represents the output from comparator 79, is the same as the signal shown in Figure 29b. As shown in Figures 35a and 35b, the reference signals applied to the latches are the same as those shown in Figures 30a and 30b.

Therefore, as can be seen from a comparison of Figures 36a and 36b with Figures 31a and 31b (which show the pulse width modulated signals output by latches 81 and

35

83 at the third position when there is no comparator offset), the shifting to the right of the trailing edge of the signal shown in Figure 34a, results in the duty ratio of the signal shown in Figure 36a increasing and  
5 the shifting to the left of the leading edge of the signal shown in Figure 34a, results in the duty ratio of the signal shown in Figure 36b decreasing. Therefore, when these two pulse width modulated signals are added in adder 89, the effect of this comparator offset will  
10 be removed, since the increase in the duty ratio of the signal in Figure 36a will cancel with the decrease in the duty ratio of the signal shown in Figure 36b.

As those skilled in the art will appreciate, the above  
15 embodiment has a number of advantages over the processing electronics described in the applicant's earlier international application WO95/31696. These include:

- 1) the processing circuitry described above is able to  
20 produce an output signal (A\_OUT) which continuously changes as the rotational angle of the rotatable shaft 1 changes; whereas, with the processing circuitry described in WO95/31696, an arc-tangent calculation has to be performed each time a  
25 position measurement is required;
- 2) by feeding the output of a comparator into two  
latches, one triggered on the trailing edge and the  
other triggered on the leading edge of the  
30 comparator output signal, errors due to a voltage offset in the comparator can be removed;
- 3) by providing a dual channel design, common phase  
errors introduced by, for example, the low pass  
35 filters or the comparators can be removed by



subtracting the signals from the two channels; and

- 4) by using the three level intermediate mixing signals shown in Figure 8, which are designed to reduce the energy within the lower order harmonics, less complex low pass filters are required in order to reduce the effect of the lower order harmonic terms (the third and fifth harmonics).

10

#### Alternative Embodiments

As those skilled in the art will appreciate, whilst each of these advantageous features has been described in a single embodiment, they could be implemented alone or in any combination. For example, the embodiment described above could be modified so that there is only a single channel, with compensation for comparator offset and with an intermediate frequency signal formed by a square wave. Alternatively, the comparator compensation can be omitted and a dual channel design may be provided which also uses a square wave intermediate frequency mixing signal.

A second embodiment will now be described with reference to Figures 37 to 48. In the second embodiment, the same position encoder described with reference to Figures 1 to 4 is used to generate a pair of phase quadrature signals whose amplitude sinusoidally varies with the rotational position of the shaft 1. The difference in the second embodiment is in the front-end mixing of the received signals. In particular, as those skilled in the art will appreciate from a comparison of Figures 10b and 10c, the output  $M_6$ , of the mixer 61 is the inverse of the output  $M_5$ , of the mixer 59, and the second embodiment uses this fact to remove the mixer 61. Instead, the signal output by mixer 59 is input to a subtraction

circuit 111 where it is subtracted from the output from mixer 57. This embodiment is preferred since the number of components and complexity of the processing circuitry is reduced.

5

In this second embodiment, the components which are identical to those used in the first embodiment are given the same reference numerals. It can therefore be seen with a comparison with Figure 5a, that the only changes in this embodiment are the removal of the mixer 61 and the mixing signal 67, the replacement of the adder 71 with a subtraction circuit 111 and the replacement of the digital waveform generator 51 with the modified digital waveform generator 113. As those skilled in the art will appreciate, the signal output from the subtraction circuit 111 will be identical to the signal output by the adder 71 in the first embodiment, and therefore the processing carried out to the signals thereafter is identical to that carried out in the first embodiment and will not be described again.

20

A more detailed description of the circuit components which form part of the processing circuitry shown in Figure 37 will now be described.

25

Figure 38 is a schematic block diagram illustrating in more detail the components of the digital waveform generator 113. As in the first embodiment, the digital waveform generator 113 receives an 8MHz clock signal at input terminal 129 from the crystal oscillator 53. The clock signal from the crystal oscillator is input to a D-type flip-flop 131 which outputs inverted and non-inverted signals at 4MHz which are used as the system clock which clocks the latch 133, the counter 135 and the latch 139, which form part of the digital waveform

30

35

generator 113.

The counter 135 is clocked by the 4MHz system clock and outputs a digital number which is incremented once per system clock. The least significant bit of this digital number (which is changing at 2MHz) is fed to the input of the latch 133, which latches this signal to produce inverted and non-inverted outputs which form the drive signals TXA and TXB at the correct phase, which are supplied to the excitation driver 55. The digital number output by the counter 135 is also supplied to the input of the EPROM 137. The digital number is used to address memory locations within the EPROM 137. In response, the EPROM 137 outputs the values of the reference signals which are applied to the latches 81, 83, 85 and 87 and the mixing signals which are applied to mixers 57 and 59 in the current clock cycle. However, before being output from the digital waveform generator 113, these signals are passed through a latch 139 so as to synchronise any transitions which may occur within the control signals at the current clock cycle.

As shown in Figure 38, the control signals output by the digital waveform generator 113 include:

25

DMIX\_SIN\_A - which is one of the mixing control signals applied to the mixer 57;

DMIX\_SIN\_B - which is the other mixing control signal applied to mixer 57;

30

DMIX\_COS\_A - which is one of the mixing control signals applied to the mixer 59;

DMIX\_COS\_B - which is the other mixing control signal applied to mixer 59;

35

RESET P - which is the reference signal 82 applied to latch 81;

42

RESET Q - which is the reference signal 84 applied to latch 83;

RESET R - which is the reference signal 86 applied to latch 85; and

5 RESET S - which is the reference signal 88 applied to latch 87.

As in the first embodiment, reference signal 82 is the same as reference signal 88 and reference signals 84 and  
10 86 are the same. Therefore, RESET P and RESET S are the same and RESET Q and RESET R are the same. These reference signals are shown in Figures 14a and 14b.

Figure 39 shows in more detail, the components of the  
15 mixers 57 and 59, the adder 69, the subtraction circuit 111, the low pass filters 73 and 75 and the comparators 77 and 79. As shown, each of the mixers 57 and 59 is implemented by two switches 57-1, 57-2 and 59-1, 59-2, with each switch having two inputs and a single output.  
20 Considering first the mixer 57, each end of sense coil 21 is connected to a respective input to the two switches 57-1 and 57-2. Similarly, each end of sense coil 23 is connected to a respective input to the two switches 59-1 and 59-2. The outputs from the switches are input to the  
25 adder 69 and subtraction circuit 111.

The mixing circuit 57 is operable to mix the signal received from the sense coil 21 with the intermediate frequency signal shown in Figure 40 (which is the same  
30 as the signal shown in Figure 8a) and with the demodulating signal shown in Figure 42 (which is the same as the signal shown in Figure 7). Since the intermediate frequency signal is a three level signal which can be +1, 0 or -1, the switches must be able to allow the signal  
35 across their outputs to take the values  $EMF_{21}$ ,  $-EMF_{21}$  and

0. Similarly, the mixing circuit 59 is operable to mix the signal received from sense coil 23 with the intermediate frequency signal shown in Figure 41 (which is the same as the signal shown in Figure 8b) and with the demodulating signal shown in Figure 42. Since the intermediate frequency signal shown in Figure 41 is a three level signal, the switches must be able to allow the signal across their outputs to take the values  $EMF_{23}$ ,  $-EMF_{23}$  and 0. To achieve this, two mixing signals (DMIX\_A\_SIN and DMIX\_SIN\_B) are used to control the state of the switches 57-1 and 57-2 and two mixing signals (DMIX\_COS\_A and DMIX\_COS\_B) are used to control the state of the switches 59-1 and 59-2. The following truth table defines the way in which these control signals achieve this, in this embodiment, for mixer 57.

Table 1

DMIX_SIN_A	DMIX_SIN_B	state	MIXOUT_sin
0	0	zero output	=0
0	1	negative connection	= - $EMF_{21}$
1	0	positive connection	= + $EMF_{21}$
1	1	zero output (not used)	not used

25 In order that the control signals achieve the proper mixing of the input signal with the signals shown in Figures 40 and 42, a truth table must be generated which relates the states of the above control signals to the states of the mixer signals. The truth table used for the mixing signals shown in Figures 40 and 42 is shown below.

Table 2

Inputs		Outputs	
MIX <sub>IF</sub>	MIX <sub>DMOD</sub>	DMIX <sub>sin_A</sub>	DMIX <sub>sin_B</sub>
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	0
-1	0	1	0
-1	1	0	1

In this truth table, MIX<sub>IF</sub> shows the three possible states of the intermediate frequency mixing signal shown in Figure 40 and MIX<sub>DMOD</sub> shows the two possible states of the demodulating component shown in Figure 42. In the truth table, the states of this demodulating components are represented as 0 and 1. In practice, the demodulating signal has values +1 and -1.

The logic values of the mixing control signals shown in the "outputs" column are generated by considering what the output signal should be at the output of the mixer given the mixing inputs and using Table 1, identifying what the mixing control signals should be. For example, when MIX<sub>IF</sub> is 1 and when MIX<sub>DMOD</sub> is 0 (representing -1), then the output from the mixer should be the inverse of the input to the mixer. Therefore, referring to Table 1 above, the mixing control signals (DMIX<sub>SIN\_A</sub> and DMIX<sub>SIN\_B</sub>) should be 0 and 1 respectively. Figures 43 and 44 show the resulting DMIX<sub>SIN\_A</sub> and DMIX<sub>SIN\_B</sub> signals generated for the mixing signals shown in Figures

40 and 42, using the above Tables.

A similar truth table is used to generate the control signals (DMIX\_COS\_A and DMIX\_COS\_B) which control the switches 59-1 and 59-2 in mixer 59. The control signals generated for the mixing signals shown in Figures 41 and 42, using the above Tables, are shown in Figures 45 and 46 respectively. In this embodiment, the actual values of these control signals used to control the switching of the switches 57-1, 57-2, 59-1 and 59-2 are stored for a whole intermediate frequency period in the EPROM 137 shown in Figure 38, so that each time the counter 135 cycles through its count, the EPROM outputs the control signals for one period of the intermediate frequency.

As shown in Figure 39, the outputs from the mixers 57 and 59 are input to the adder 69 and subtraction circuit 111. The subtraction is achieved by inverting the output of the mixer 59 through the resistor network. In Figure 39, the resistors R10 to R13 bias the mixers and comparators to an operating point in the middle of their linear operating range. The resistors R1 to R4 and R16 to R20, which form the sum and difference signals, are also the first resistance in a two-stage RC filter. Capacitors C16, C17, C20 and C21 are the first set of capacitors in this RC filter. The second stage of the RC filter is formed by resistors R18 and R21 to R23 and capacitors C18 and C19. In this embodiment, the capacitors C18 and C19 are left floating as the comparators 77 and 79 provide sufficient rejection of any common-mode high frequency noise which may be present. Alternatively, the inputs to the comparators may be coupled to ground via further capacitors for improved common mode noise immunity. The output of comparator 77 (labelled SUM\_THRESHOLD) and the output of comparator 79 (labelled DELTA\_THRESHOLD) are

then applied to the inputs of the latch circuits 81, 83, 85 and 87, which are shown in Figure 47. Figure 47 also shows the inputs for the reference signals RESET P, RESET Q, RESET R and RESET S, which are used to control the  
5 switching points of the pulse width modulated signals output by the latches.

Figure 47 also shows the adder 89 which is formed by resistors R31, R34, R35 and R36, which are nominally  
10 equal. The potential divider function is performed by resistors R29 and R32 in combination with the parallel combination of resistors R31, R34, R35 and R36. If R29 and R32 are omitted, then the output (A\_OUT) swings from rail to rail (eg 0 to 5 volts when  $V_{cc} = 5$  volts). With  
15 the sensor pitch of  $120^\circ$  as in this embodiment, then the output sensitivity would be  $120^\circ$  divided by 5 volts which equals to  $24^\circ$  per volt, equivalent to  $41.66\text{mV}/^\circ$ .

The output 92 from the potential divider 91 is applied  
20 to the input of the low pass filter 93, which is shown in more detail in Figure 48. The function of the low pass filter shown in Figure 48 is to generate the output voltage A\_OUT, which equals the average value of the phase width modulated outputs from the latches, while  
25 retaining a sufficiently fast dynamic response, and not passing an excessive amount of synchronous noise. In this embodiment, a three pole, unity gain active filter with low offset voltage is used. The low pass filter has approximately Bessel characteristics, with a cut-off  
30 frequency of around 100Hz and a 0-90% step response time of approximately of 5ms.

In the embodiments described above, the signals from two sense coils are processed to provide an indication of the  
35 angular position of a rotatable shaft 1. As those



skilled in the art will appreciate, the processing circuitry described above can be used to determine the position of two members which move linearly with respect to each other. Additionally, the processing circuitry

5 can also be modified to cope with signals from any number of sense coils. This will be illustrated for a system which employs three sense coils. The excitation and processing circuitry employed in this embodiment is shown in Figure 49. In Figure 49, the same components as in

10 Figure 5a are referenced with identical numerals. As can be seen from a comparison of these Figures, this embodiment differs from the first embodiment only in that five mixers 51a to 51e are used instead of three, adders 153 and 155 each add the outputs of three of the mixers

15 and the digital waveform generator 157 supplies the mixing signals to all five mixers 151.

In this embodiment, the sense coils are evenly spaced over the measurement direction and the signals from the

20 three sense coils are electrically separated from each other by 60°. The EMFs induced in the three sense coils can, therefore, be represented by the following equations:

$$EMF_1 = A_0 \cos\left[\frac{2\pi\theta}{\lambda}\right] \cos[2\pi F_0 t]$$

$$EMF_3 = A_0 \cos\left[\frac{2\pi\theta}{\lambda} + \frac{\pi}{3}\right] \cos[2\pi F_0 t]$$

$$EMF_5 = A_0 \cos\left[\frac{2\pi\theta}{\lambda} + \frac{2\pi}{3}\right] \cos[2\pi F_0 t]$$

(9)

25 As shown, there is an additional phase term of  $\pi/3$  in the amplitude component of  $EMF_2$ , and  $2\pi/3$  in the amplitude component of  $EMF_3$ , due to spatial offsets between the

three sense coils.

As in the previously described embodiments, the signals from the sense coils are input into respective mixers where they are demodulated and remodulated at the intermediate frequency. In particular, the signals from the three sense coils are input into respective ones of the mixers 151a, 151b and 151c and the phase of the intermediate frequency component applied to each of the mixers 151a, 151b and 151c is chosen such that, when the outputs of the mixers 151a, 151b and 151c are added together in the adder 153, the output of the adder circuit 153 is a signal whose fundamental frequency is at the intermediate frequency and whose phase leads the phase of the reference intermediate frequency signal by an amount ( $\theta$ ) which depends upon the relative position of the two movable members. Additionally, in this embodiment, the signals input to the mixers 151b and 151c are also input to respective ones of the mixers 151d and 151e and the phase of the intermediate frequency applied to mixers 151d and 151e is chosen such that, when the outputs of the mixers 151a, 151d and 151e are added together in the adder 155, the output of the adder circuit 155 is a signal whose fundamental frequency is at the intermediate frequency and whose phase lags the phase of the reference intermediate frequency signal by an amount ( $\theta$ ) which depends upon the relative position of the two movable members.

As those skilled in the art will realise, the subsequent processing of the signals output from the adders 153 and 155 can proceed in an identical manner to that described for the previously-described embodiments and will not be described further.

As mentioned above, the processing circuitry can be adapted to process the signals from any number of sense coils. Additionally, as those skilled in the art will appreciate, it is not necessary for the coils to be  
 5 evenly spaced over the measurement path. Further still, a different weighting could be applied to the signals output from the different mixers.

In the general case when there are n sense coils spaced  
 10 over the measurement path, and where a weighting is applied to the output of each mixer, then the output of the low pass filter after the mixed signals have been added together will have the following general form:

$$\begin{aligned}
 & + \frac{A_0}{4} \cos[2\pi F_{IF}t + \theta] (w_0 + w_1 \cos[\phi_1 + \psi_1] + \dots + w_{n-1} \cos[\phi_{n-1} + \psi_{n-1}]) \\
 & + \frac{A_0}{4} \cos[2\pi F_{IF}t - \theta] (w_0 + w_1 \cos[\phi_1 - \psi_1] + \dots + w_{n-1} \cos[\phi_{n-1} - \psi_{n-1}]) \\
 V_{OUT} = & - \frac{A_0}{4} \sin[2\pi F_{IF}t + \theta] (w_1 \sin[\phi_1 + \psi_1] + \dots + w_{n-1} \sin[\phi_{n-1} + \psi_{n-1}]) \\
 & - \frac{A_0}{4} \sin[2\pi F_{IF}t - \theta] (w_1 \sin[\phi_1 - \psi_1] + \dots + w_{n-1} \sin[\phi_{n-1} - \psi_{n-1}]) \quad (10)
 \end{aligned}$$

15 Where  $w_i$  is the weighting applied to the output signal from mixer i;  $\phi_i$  is the phase of the intermediate frequency component applied to mixer i and  $\psi_i$  is the above-mentioned sense signal phase of the signal received from sense coil i. As those skilled in the art will  
 20 appreciate, there are many different values of  $w_i$ ,  $\phi_i$  and  $\psi_i$  which will result in  $V_{OUT}$  reducing to a single sinusoidal component which varies with the relative position of the two relatively moveable members. When the weights ( $w_i$ ) are the same, and when the n sense coils

are evenly spaced over the measurement path, the following values of  $\phi_i$  and  $\psi_i$  will result in  $V_{OUT}$  reducing to a signal sinusoid whose phase lags the phase of the reference intermediate frequency signal by an amount  
5 which is dependent on the relative position ( $\theta$ ) of the two relatively moveable members:

$$\phi_i = +\psi_i = \frac{i\pi}{n} \quad (11)$$

and the following values of  $\phi_i$  and  $\psi_i$  will result in  $V_{OUT}$   
10 reducing to a signal sinusoid whose phase leads the phase of the reference intermediate frequency signal by an amount ( $\theta$ ) which is dependent on relative position ( $\theta$ ) of the two relatively moveable members:

$$\phi_i = -\psi_i = \frac{-i\pi}{n} \quad (12)$$

15

As has been mentioned previously, by incorporating two channels and processing a first signal whose phase leads the phase of a reference signal by an amount  $\theta$  (where  $\theta$  is dependent on the relative position of the relatively  
20 moveable members) in one of the channels and processing a second signal whose phase leads the phase of the reference signal by the same amount  $\theta$ , and subtracting the outputs of the two channels, any errors caused by common phase shifts in the components of each channel  
25 cancel out. However, as those skilled in the art will appreciate the signal processed in the second channel need not include the position-dependent component  $\theta$ , but instead could simply be a reference signal at the intermediate frequency with a fixed phase. However, this  
30 embodiment is not preferred because, it is less symmetrical and has lower performance.

A fourth embodiment of the processing and excitation circuitry which can monitor the signals from the position encoder and identify if there is a fault will now be described with reference to Figures 50a and 50b. In this embodiment, the processing electronics receives signals from the sense coils 21 and 23 shown in Figure 2 and from a further pair of sense coils 22 and 24 which have the same form as sense coils 21 and 23 but which are circumferentially staggered by  $15^\circ$  in the direction of rotation of the rotatable shaft relative to the sense coils 21 and 23 respectively. In this way, the signals induced in sense coils 21 and 23 are in phase quadrature, the signals induced in the sense coils 22 and 24 are in phase quadrature, the signal induced in coil 21 will be  $45^\circ$  shifted relative to the signal induced in coil 22 and the signal induced in coil 23 will be  $45^\circ$  shifted relative to the signal induced in coil 24.

As shown in Figure 50a, the signals induced in the sense coils 21 and 23 are mixed in mixers 181 and 183 with mixing signals output by the digital waveform generator 185 and their outputs are added in adder 201. Similarly, the signals induced in the sense coils 22 and 24 are mixed in mixers 187 and 189 with mixing signals output by the digital waveform generator 185 and their outputs are added in adder 213. As in the first embodiment, the mixing signals are chosen so that the output from each adder will include only a single component at the intermediate frequency. The signal output from adder 201 is then processed in a first channel (formed by low pass filter 203, comparator 205 and latches 207 and 209) in the same manner as described above to generate two pulse width modulated signals which are input to the adder circuit 211. Similarly, the signal output from adder 213 is processed in a second channel (formed by low pass

filter 215, comparator 217 and latches 219 and 231) in the same manner as described above to generate two pulse width modulated signals which are output to adder 233. In this embodiment, a reference intermediate frequency  
5 signal having a fixed phase is output by the digital waveform generator 185 and applied to a third channel (formed by low pass filter 235, comparator 237 and latches 239 and 241) to generate two pulse width modulated signals each of which are input to adder 211  
10 and adder 233.

As those skilled in the art will appreciate, the operation of this embodiment is similar to the operation of the first embodiment, in that if there is an offset  
15 in one of the comparators, then this will be compensated for due to the action of the two latches associated with the corresponding channel. Similarly, if there is any common phase error due to, for example, the low pass filter or the comparator, then this common phase shift  
20 will be cancelled when the non-inverting signals output by latches 239 and 241 are added to the inverting output from latches 207 and 209 in adder 211 or added to the inverting output of latches 219 and 231 in adder 233.

25 The signal output from each of the adders 211 and 233 are then fed through a respective potential divider 245 and 247 and a respective low pass filter 249 and 251. In this embodiment, the reference signals which are applied to the two latches in each channel and the two potential  
30 dividers are arranged so that under normal operating conditions, the output signal (A\_OUT1) obtained from the signals induced in sense coils 21 and 23 is nominally the same as the output signal (A\_OUT2) obtained by processing the signals induced in sense coils 22 and 24. Therefore,  
35 by monitoring the difference between the two output

voltages from the low pass filters 249 and 251, the system can automatically detect if there is an error, either with the position encoder or with the processing circuitry, and by adding the two output voltages an averaged position can be determined.

Figure 50b illustrates one form of the monitoring circuitry which could be employed for this purpose. As shown, in this embodiment, the two output voltages from the low pass filters 249 and 251 are input to a subtracting circuit 261 which calculates the difference between them. This difference is then input to a comparator circuit 263 where it is compared with a reference voltage  $V_{REF}$  (which in this embodiment is zero volts) which is the expected value the difference should be. If the comparator circuit 263 determines that the difference is not equal to the reference voltage  $V_{REF}$  (plus or minus some tolerance), then it outputs a signal 265 indicating that there is a fault somewhere in the system.

In the above embodiment, the outputs from the comparators were passed through latch circuits to generate pulse width modulated signals. In an alternative embodiment, the leading and trailing edges of the signals output from the comparators 205, 237 and 217 could be used to latch the output of a counter register at the point in the intermediate frequency period where the corresponding edge transition occurred, thus generating six register values representing the phase of each edge of each of the three square wave signals output by the comparators. Digital circuitry, such as a micro-controller or hard wired digital logic could then read the values of these registers and perform the required sum and difference calculations to determine the position information and

the fault information.

In the above embodiment, two channels were employed which processed position bearing signals and a third channel  
5 fed with a reference signal, was used for removing the common channel offsets which may be introduced into the calculations by, for example, temperature drift of components in the low pass filters. Instead of using three channels in this way, the position bearing signals  
10 from the two channels can be subtracted to give the position information and added to give the fault detection signal. However, such an embodiment is not preferred, since it is less accurate because any common phase errors in the two channels are added together in  
15 the fault detection signal.

In the above embodiments, a three level intermediate frequency mixing signal was multiplied with the signals induced in the sense coils. As described above, the  
20 particular shape of the mixing signal was designed in order to reduce the energy in the low order harmonics of the intermediate frequency ( $F_{IF}$ ) in the mixing signal. Figure 51 shows in more detail one period of a preferred three level intermediate frequency mixing signal 301,  
25 which is employed in the above processing circuitry. Figure 51 also shows the fundamental frequency component ( $F_{IF}$ ) 303 of this mixing signal and the third harmonic component 305. As described above, the mixing signal is designed to reduce the energy in the lower order  
30 harmonics, such as in the third harmonic 305. As can be seen from Figure 51, this is achieved by providing additional transitions in the mixing signal in the vicinity where the third harmonic component 305 add with the fundamental component. As shown in Figure 51,  
35 successive transitions within each quarter period change



the state of the IF mixing signal in the opposite direction, eg from 0 to 1 and then from 1 to 0. The number of transitions and the exact location of the transitions within the intermediate frequency period to achieve the required suppressing of the low order harmonics can be determined utilising computer modelling and optimisation techniques. In the illustrated example, three transitions are provided within each quarter cycle of the intermediate frequency period which successfully reduce the energy content within at least the third, fifth and seventh harmonics.

In the above embodiments, a three level intermediate frequency signal was mixed with the signals received from the sense coils. A similar reduction in the low order harmonics can also be achieved by multiplying the signals received from the sense coils with a two level intermediate frequency signal which also has a number of transitions which are designed to reduce the contribution to the signal made by the low order harmonics. An example of such a two level intermediate frequency signal is shown in Figure 52.

In the second embodiment described above, the EPROM stored the values of the reference signals and the reset signals for a whole period of the intermediate frequency. This is not essential for all signals. In particular, as can be seen from Figures 43 to 46, the signals used to control the switches in the mixers are symmetrical and are based on repeating units of a quarter of the intermediate frequency period. Therefore, if a more sophisticated control circuit is used to control the addressing of the EPROM, then the EPROM can be made to cyclically regenerate this repeating quarter frame in the appropriate order, in order to regenerate the control

signals. Alternatively still, these signals may be generated from counters and control logic which cyclically generate the signals at the intermediate frequency.

5

In the first embodiment, two drive signals TXA and TXB were applied differentially across the ends of the excitation coil 25. In an alternative embodiment, one end of the excitation coil 25 could be grounded and one of the drive signals TXA or TXB could be applied to the other end. However, differential drive is preferred, since power supply ripple current is lower and the circuit is better balanced, resulting in better EMC performance.

15

In the first embodiment, the reference signal 82 was the same as reference signal 88 and reference signal 84 was the same as reference signal 86. This is not essential. Indeed, the positions of the peaks in these reference signals may be varied in order to vary the angular position of the shaft 1 which will correspond to an output voltage of 0 volts. The relative positions of the peaks in these reference signals within an intermediate frequency period are set by the phases of the intermediate frequency filters 73 and 75 and the output offset required (e.g. what value  $\phi$  takes at what phase width modulation output ratio, and hence output voltage). The reference signals shown in Figures 14a represent the special case where the phase shift of the low pass filters 73 and 75 are both  $90^\circ$  and a mid-range output voltage of 2.5 volts is required at  $\phi = 90^\circ$ . In the embodiments described above, the pulses on the reference signals 82 and 84 (and similarly 86 and 88) are always half an intermediate frequency period apart, because the output from the comparators are arranged to have a

35

nominal 50% duty ratio. If this is not the case, then the timing between these reference signals would be adjusted accordingly.

5 As those skilled in the art will appreciate, the excitation and processing circuitry described above can be implemented in a single application specific integrated device. In this case, the low pass filter used to output the output voltage A\_OUT and the  
10 intermediate frequency filters may be implemented using switched capacitor filter techniques. Such an application specific integrated circuit solution would lead to significant reduction in cost if the processing circuitry is mass produced. The dual channel technique  
15 described above (to remove common phase errors from the channels) would be of particular benefit in such an embodiment, since it is easier to match two components using semiconductors than it is to guarantee absolute stability of an individual component.

20 In the above embodiments, a crystal oscillator has been used to generate the system clock signal. Such a crystal oscillator has the advantage of high frequency stability. The frequency stability requirement is governed mainly  
25 by the need to match the excitation frequency to the resonant frequency of the resonator. This would not be the case if a conductive screen based sensor device were used, where the frequency stability may be relaxed considerably. Additionally, since the low pass filters  
30 have frequency dependent phase errors, a crystal oscillator is generally required. However, if the dual channel approach which removes common phase errors is employed, then a less expensive oscillator such as a ceramic or RC oscillator can be used.

In applications, where a digital output signal is required, such as in machine tool applications, the processing circuits described above can be modified by using the leading and trailing edges of the signals output from the comparator 77 and 79 to latch the output of a counter register at the point in the intermediate frequency frame where the corresponding edge transition occurred, thus generating four registers representing the phase of each edge of each of the two square wave signals output by the comparators 77 and 79. A digital circuit such as a micro-controller or hard wired digital logic can then read the values of the registers and perform the required sum and difference calculations where were previously performed with analogue electronics, in order to determine the position of the two relatively moveable members. For high resolution, a phase counter with a large number of bits and a high frequency clock would be used. The use of a micro-controller means that the position output can be continuous at the transitions between one period and another, so that a high quality incremental system with multiple periods can be formed. The micro-controller may process the spatial phase information from the received signals in order to determine position as is known in the art. Additionally, where more than one set of quadrature windings having different periods are provided over the measurement path, the micro-controller can perform a Vernier-type calculation to determine absolute position of the two relatively moveable members.

Although the embodiments described above use a non-contact inductive position encoder, as those skilled in the art will appreciate, the above processing circuitry can be used to process signals from a position encoder which uses capacitive coupling or to process the signals

from a position encoder which has direct contact between the two relatively moveable members. Indeed, the processing circuitry described above can be used to process the signals from any system which employs  
5 amplitude modulated signals with the information being sinusoidally modulated onto the amplitude of the carrier signal. The processing circuitry can be used, for example, to process signals from optical apparatuses, resolvers, microwave systems and potentiometers. In some  
10 of these applications, DC signals may be input to the mixers, in which case the demodulation component of the mixing signal will be omitted.

In the above embodiments, the pulse width modulated  
15 signals output by the latches were added together and filtered to generate an output DC voltage whose value monotonically varies with the angular position of the rotatable shaft. This is not essential. Some applications may use the combined pulse width modulated  
20 signal output from the adder 89 or the potential divider 91.

CLAIMS

1. An apparatus for processing a plurality of signals which vary sinusoidally with the value of a variable and out of phase with respect to each other, the apparatus comprising:

means for multiplying each of the signals with a respective one of a corresponding plurality of periodic time varying signals, each having the same predetermined period and a different predetermined phase; and

means for combining the signals from said multiplying means to provide an output signal;

wherein said predetermined phases of said periodic time varying signals are determined so that said output signal from said combining means contains a single periodic component having said predetermined period whose phase varies with said variable;

wherein each of said periodic time varying signals comprises a digital signal having a fundamental frequency component corresponding to said predetermined period and higher order harmonics; and

wherein each period of said periodic time varying signals includes a plurality of transitions between levels within the digital signal which are arranged so that the energy within at least the third harmonic is reduced as compared with that of the third harmonic in a square wave signal having the same fundamental frequency component.

2. An apparatus for processing a plurality of signals each of which vary sinusoidally with the value of a variable and out of phase with respect to each other, the apparatus comprising:

means for multiplying each of said signals with a respective one of a corresponding plurality of periodic time varying signals, each having the same predetermined

period and a different predetermined phase;

first means for combining the signals from said multiplying means to provide an output signal;

5 wherein said predetermined phases of said periodic time varying signals are determined so that said output signal from said first combining means contains a single periodic component having said predetermined period whose phase varies with said variable;

10 a comparator for comparing said output signal with a reference voltage to generate a square wave signal whose phase varies with said variable;

a first circuit responsive to the leading edge of said square wave signal to generate a first signal having a value which monotonically varies with the phase of the output signal from said first combining means and hence  
15 with the value of said variable over one period of said sinusoidal variation;

a second circuit responsive to the trailing edge of said square wave signal to generate a second signal  
20 having a value which monotonically varies with the phase of the output signal from said first combining means and hence with the value of said variable over one period of said sinusoidal variation; and

second means for combining the first and second  
25 output signal values from said first and second circuits to provide a combined output signal having a value which monotonically varies with the value of said variable over one period of said sinusoidal variation.

3. An apparatus for processing a plurality of signals each of which vary sinusoidally with the value of a variable and out of phase with respect to each other, the  
5 apparatus comprising:

means for multiplying each of said signals with a

respective one of a corresponding plurality of periodic time varying signals, each having the same predetermined period and a different predetermined phase;

first means for combining the signals from said  
5 multiplying means to provide an output signal;

wherein said predetermined phases of said periodic time varying signals are determined so that the output signal from said first combining means contains a single periodic component having said predetermined period whose  
10 phase varies with said variable;

first processing circuitry for processing said output signal from said first combining means to generate an output signal having a value which monotonically varies with the phase of the output signal from said  
15 first combining means and hence with the value of said variable over one period of said sinusoidal variation;

second processing circuitry for processing a periodic time varying signal having said predetermined period to generate an output signal having a value which  
20 monotonically varies with the phase of the periodic time varying signal processed; and

second means for combining the output signal value from said first processing circuitry with the output signal value from said second processing circuitry to  
25 provide a combined output signal having a value which monotonically varies with the value of said variable over one period of said sinusoidal variation.



4. An apparatus according to any preceding claim,  
wherein the predetermined phases of said periodic time  
varying signals are determined such that their magnitude  
equals the phase of the corresponding received signal  
5 with which it is multiplied.

5. An apparatus according to any preceding claim,  
wherein each of said plurality of input signals amplitude  
modulates a periodic time varying carrier signal having  
10 a period less than said predetermined period of said  
other periodic time varying signals.

6. An apparatus according to claim 5, wherein said  
multiplying means is arranged to multiply each of said  
15 input signals with a periodic time varying signal having  
a period equal to the period of said carrier signal.

7. An apparatus according to claim 6, further  
comprising a waveform generator which is arranged to  
20 generate each of said periodic time varying signals.

8. An apparatus according to any preceding claim,  
wherein each of said periodic time varying signals are  
two or three level digital signals.

25

9. An apparatus according to claim 8, wherein said  
waveform generator is arranged to combine the two

64

different periodic time varying signals prior to multiplication with the respective input signal.

10. An apparatus according to claim 8 or 9, wherein said  
5 multiplying means comprises at least one CMOS IC switch.

11. An apparatus according to any preceding claim,  
further comprising means for filtering said output signal  
to remove components not having said predetermined  
10 period.

12. An apparatus according to claim 11, wherein the  
output of said filtering means is substantially  
sinusoidal having said predetermined period, and wherein  
15 said apparatus further comprises means for converting  
said sinusoidal signal into a square wave signal having  
said predetermined period and said phase which varies  
with said relative position.

20 13. An apparatus according to claim 12, wherein said  
converting means comprises a comparator for comparing  
said sinusoidal signal with a reference signal.

14. Apparatus according to any of claims 1 to 13 wherein  
25 the modulus of the phase of each of said periodically  
varying signals is given by  $(i\pi)/n$ , where  $n$  is the number  
of received signals.

15. An apparatus according to claim 1 or any claim dependent thereon, wherein said transitions are located within said period in the vicinity where said fundamental component and at least said third harmonic component add  
5 together.

16. An apparatus according to claim 1 or any claim dependent thereon, wherein said periodic time varying signals each comprise a three level digital signal and  
10 wherein said multiplying means comprises at least two switches.

17. An apparatus according to claim 16, comprising a digital waveform generator operable for generating at  
15 least two control signals for controlling a respective one of said switches based upon said three level digital signal.

18. An apparatus according to claim 1 or any claim  
20 dependent thereon, further comprising processing means for processing said output signal from said combining means to generate another signal having a characteristic different from said phase which monotonically varies with the value of said variable.

25

19. An apparatus according to claim 18, wherein said processing circuitry comprises:

a comparator for comparing the output signal from said combining means to generate a square wave signal whose phase varies with the value of said variable;

5 a first circuit responsive to the leading edge of said square wave signal to generate a first signal having a value which monotonically varies with the phase of the output signal from said combining means and hence with the value of said variable over one period of said sinusoidal variation;

10 a second circuit responsive to the trailing edge of said square wave signal to generate a second signal having a value which monotonically varies with the phase of the output signal from said combining means and hence with the value of said variable over one period of said sinusoidal variation; and

15 an adding circuit or a subtracting circuit for combining the first and second output signal values from said first and second circuits to provide a resultant output signal having a value which monotonically varies with the value of said variable over one period of said sinusoidal variation.

20. An apparatus according to claim 18 or 19, further comprising processing circuitry for processing a periodic  
25 time varying signal having said predetermined period to generate an output signal having a value which monotonically varies with the phase of the periodic time

varying signal processed; and

second combining means for combining the output  
signal value from the first processing circuitry with the  
output signal value from the second processing circuitry  
5 to provide a combined output signal having a value which  
monotonically varies with the value of said variable over  
one period of said sinusoidal variation.

21. An apparatus according to claim 2 or any claim  
10 dependent thereon, wherein said first and second circuits  
each comprise a latch circuit which is operable to output  
a pulse width modulated time varying signal whose DC  
level monotonically varies with the value of said  
variable.

15

22. An apparatus according to claim 21, further  
comprising filter means for filtering out the time  
varying component of said pulse width modulated signal  
to provide a DC output whose value monotonically varies  
20 with the value of said variable.

23. An apparatus according to claim 2 wherein said first  
and second circuits each comprise a counter which is  
operable to output a count which monotonically varies  
25 with the value of said variable.

24. An apparatus according to claim 3 or any claim

dependent thereon, wherein each of said plurality of periodic time varying signals are two or three level digital signals having a fundamental frequency component corresponding to said predetermined period and higher order harmonics, and wherein said first and second processing circuitry each comprise a filter for filtering out components above said fundamental frequency component from the output signal from said first combining means.

25. An apparatus according to claim 3 or any claim dependent thereon, wherein said first and second processing circuitry comprises a comparator for comparing the output signal from said first combining means with a reference voltage to generate a square wave signal whose phase varies with the value of said variable.

26. An apparatus according to claim 25, wherein each of said first and second processing circuitry comprises pulse width modulation means responsive to the square wave signal output from said comparator, for generating a pulse width modulating signal whose duty ratio varies with the value of said variable.

27. An apparatus according to claim 26, wherein said pulse width modulation means is responsive to the leading edge of said square wave signal to generate a first pulse width modulated signal whose duty ratio varies with the

value of said variable, and wherein each of said first and second processing circuitry further comprises a second pulse width modulating means responsive to the trailing edge of said square wave signal output by said  
5 comparator for generating a second pulse width modulated signal whose duty ratio varies with the value of said variable.

28. An apparatus according to claim 26 or 27 wherein  
10 each of said pulse width modulating means comprises a latch.

29. An apparatus according to claim 27 or 28, wherein said second combining means is operable to combine the  
15 signals from each of said pulse width modulating means to generate a combined output signal having a value which is less sensitive to voltage offsets in said comparator.

30. An apparatus according to claim 3 or any claim  
20 dependent thereon wherein said signal processed by said second processing circuitry is a reference periodic time varying signal having said predetermined period and a predetermined phase.

25 31. An apparatus according to claim 3 or any claim dependent thereon wherein said signal processed by said second processing circuitry comprises a single periodic

component having said predetermined period, the phase of said component varying with the value of said variable and wherein the variation of the phase of the signal processed by the first processing circuitry varies in the opposite sense to the variation in phase of the signal processed by the second processing circuitry.

32. An apparatus according to claim 31 wherein the signal processed by said first and second processing circuits are obtained from different input signals.

33. An apparatus according to claim 28 wherein the signal processed by said first and second processing circuits are obtained using at least one common input signal.

34. An apparatus according to claim 12 or 13, further comprising means for processing said square wave signal having said predetermined period whose phase varies with said relative position to output a different square wave signal whose duty ratio varies with said relative phase.

35. A position detector comprising:  
first and second relatively moveable members;  
said first member comprising a plurality of sensing circuits, each extending over a measurement path and being offset from each other over said measurement path;



said second member comprising generator means for generating a signal in each of said sensing circuits which varies sinusoidally with the relative position between said generating means and said sensing circuits, whereby the phase of each of said sinusoidally varying signals is different due to the offset between each of said sensor circuits; and

an apparatus according to any preceding claim for processing the signals from said sensor circuits to identify the relative position of said first and second members.

36. A position detector according to claim 35, wherein said plurality of sensing circuits are inductively coupled to said generator means.

37. A position detector according to claim 35, wherein said sensing circuits are capacitively coupled to said generator means.

38. A position detector according to any of claims 35 to 37, wherein said sensing circuits extend over a linear path.

39. A position detector according to any of claims 35 to 37, wherein said sensing circuits extend in a radial rotary path.

40. An apparatus for processing a plurality of signals which vary sinusoidally with the value of a variable and out of phase with respect to each other, the apparatus comprising means for combining said plurality of signals with a corresponding plurality of periodic time varying signals, each having the same predetermined period and a different predetermined phase to generate an output signal having a single periodic component having said predetermined period whose phase varies with the value of said variable; and

wherein said periodic time varying signals comprise a two or a three level digital signal having a number of spaced transitions within the period, the locations of the spacings being arranged to reduce the energy within at least the low order harmonics of the time varying signals.

41. An apparatus for processing a plurality of signals which vary sinusoidally with the value of a variable and out of phase with respect to each other, the apparatus comprising means for combining said plurality of signals with a corresponding plurality of periodic time varying signals, each having the same predetermined period and a different predetermined phase to generate an output signal having a single periodic component having said predetermined period whose phase varies with the value of said variable;

a comparator for comparing said output signal with a reference voltage to generate a square wave signal whose phase varies with said variable;

processing circuitry responsive to both the leading  
5 edge and the trailing edge of said square wave signal to generate respective first and second signals having a value which varies with the value of said variable; and

second combining means for combining said respective first and second signals to generate an output signal  
10 having a value which varies with the value of said variable.

43. An apparatus for processing a plurality of signals which vary sinusoidally with the value of a variable and  
15 out of phase with respect to each other, the apparatus comprising means for combining said plurality of signals with a corresponding plurality of periodic time varying signals, each having the same predetermined period and a different predetermined phase to generate an output  
20 signal having a single periodic component having said predetermined period whose phase varies with the value of said variable;

a first processing channel for processing said signal output from said combining means to generate a  
25 first output signal having a different characteristic which varies with the value of said variable;

a second processing channel for processing a

periodic time varying signal having said predetermined period to generate a second output signal having a value which varies with the phase of the periodic time varying signal which is to be processed; and

5        second combining means for combining the output signals from said first and second channels to remove common phase errors in said channels and to provide an output signal having a value which varies with the value of said variable.

10

44. A method of processing a plurality of signals which vary sinusoidally with the value of a variable and out of phase with respect to each other, the method comprising the steps of:

15        multiplying each of the signals with a respective one of a plurality of periodic time varying signals, each having the same predetermined period and a different predetermined phase; and

20        combining the signals generated by said multiplying step to provide an output signal;

      wherein said predetermined phases of said periodic time varying signals are determined so that said output signal from said combining step contains a single periodic component having said predetermined period whose  
25        phase varies with the value of said variable;

      wherein each of said periodic time varying signals comprises a digital signal having a fundamental frequency

component corresponding to the predetermined period and higher order harmonics; and

wherein each period of said periodic time varying components includes a plurality of transitions between  
5 levels within the digital signal which are arranged so that the energy within at least the third harmonic is reduced as compared with that of the third harmonic in a square wave signal having the same fundamental frequency component.

10

45. A method for processing a plurality of signals each of which vary sinusoidally with the value of a variable and out of phase with respect to each other, the method comprising the steps of:

15 multiplying each of the signals with a respective one of a plurality of periodic time varying signals, each having the same predetermined period and a different predetermined phase;

combining the signals generated by said multiplying  
20 step to provide an output signal;

wherein said predetermined phases of said periodic time varying signals are determined so that said output signal from said combining step contains a single periodic component having said predetermined period whose  
25 phase varies with the value of said variable;

comparing the output signal from said combining step with a reference voltage to generate a square wave signal

whose phase varies with said variable;

using a first circuit which is responsive to the leading edge of the square wave signal output by said comparing step to generate a first signal having a value  
5 which varies with the phase of the output signal from said combining step and hence with the value of said variable;

using a second circuit responsive to the trailing edge of said square wave signal to generate a second  
10 signal having a value which varies with the phase of the output signal from said combining step and hence with the value of the variable; and

combining the first and second output signal values from the first and second circuits to provide a combined  
15 output signal having a value which varies with the value of said variable over one period of said sinusoidal variation.

46. A method for processing a plurality of signals each  
20 of which vary sinusoidally with the value of a variable and out of phase with respect to each other, the method comprising the steps of:

multiplying each of the signals with a respective one of a plurality of periodic time varying signals, each  
25 having the same predetermined period and a different predetermined phase;

combining the signals generated by said multiplying



step to provide an output signal;

wherein said predetermined phases of said periodic time varying signals are determined so that said output signal from said combining step contains a single  
5 periodic component having said predetermined period whose phase varies with the value of said variable;

using first processing circuitry for processing said output signal from said combining step to generate an output signal having a value which varies with the phase  
10 of the output signal from said combining step and hence with the value of the variable over one period of the sinusoidal variation;

using a second processing circuitry to process a period time varying signal having said predetermined  
15 period to generate an output signal having a value which varies with the phase of the periodic time varying signal which is processed; and

combining the output signal value from the first and second processing circuitry to provide a combined output  
20 signal having a value which varies with the value of the variable over one period of the sinusoidal variation.












FIG. 5a












FIG. 11a




FIG. 11b




FIG. 12a




FIG. 12b



FIG. 13a




FIG. 13b



FIG. 14a




FIG. 14b



FIG. 15a




FIG. 15b




FIG. 15c




FIG. 15d




FIG. 16




FIG. 24





FIG. 32







FIG. 19a




FIG. 19b




FIG. 20a




FIG. 20b



FIG. 21a




FIG. 21b



FIG. 22a




FIG. 22b



FIG. 23a




FIG. 23b




FIG. 23c



FIG. 23d









FIG. 27a




FIG. 27b




FIG. 28a




FIG. 28b



FIG. 29a




FIG. 29b



FIG. 30a




FIG. 30b



FIG. 31a




FIG. 31b



FIG. 31c



FIG. 31d



















FIG. 37














FIG. 48






FIG. 50b








FIG. 51





FIG. 52



**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 6 G01D5/244

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 G01D

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 646 496 A (WOODLAND LANE L ET AL) 8 July 1997 see column 1, line 10 - line 16 see column 2, line 14 - line 23 see column 2, line 31 - line 51 see column 5, line 3 - column 10, line 31 see figures 3A,3B ---	1-3,40, 41,43-46
A	PATENT ABSTRACTS OF JAPAN vol. 014, no. 577 (P-1146), 21 December 1990 & JP 02 248816 A (MATSUSHITA ELECTRIC IND CO LTD), 4 October 1990 see abstract -----	1-3,40, 41,43-46

☐ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

## \* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"Z" document member of the same patent family

Date of the actual completion of the international search

15 April 1999

Date of mailing of the international search report

29/04/1999

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Lut, K

**information on patent family members**

PCT/GB 98/03910

02-06-1998